

## UNITED STATES DEPARTMENT OF COMMERCE Patent and Trademark Office

Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231

ATTORNEY DOCKET NO. FIRST NAMED INVENTOR FILING DATE SERIAL NUMBER EXAMINER 003 06/24/93 KNIGHT 08/082,328 PAPER NUMBER ART UNIT E1M1/0307 16 PENNIE & EDMONDS 1155 AVENUE OF THE AMERICAS NEW YORK, NY 10036-2711 DATE MAILED This is a communication from the examiner in charge of your application. COMMISSIONER OF PATENTS AND TRADEMARKS 03/07/96 Responsive to communication filed on 1/15/96 This action is made final. This application has been examined month(s), \_\_\_\_\_ days from the date of this letter. A shortened statutory period for response to this action is set to expire Failure to respond within the period for response will cause the application to become abandoned. 35 U.S.C. 133 Part I THE FOLLOWING ATTACHMENT(S) ARE PART OF THIS ACTION: Notice of Draftsman's Patent Drawing Review, PTO-948.
 Notice of Informal Patent Application, PTO-152. Notice of References Cited by Examiner, PTO-892. Notice of Art Cited by Applicant, PTO-1449. Information on How to Effect Drawing Changes, PTO-1474. Part II SUMMARY OF ACTION 1. Claims\_1 - 205 Of the above, claims 3-12, 14-17, 19-21, 23-27, 29-59 withdrawn from consideration. 104-106, 108-138, 143-7, 145-147, 149-2052. Claims\_ are allowed. 3. Claims 4. Claims 1-2, 13, 18, 22, 28, 60, 68, 102-103, 107, 139-14 are rejected. are objected to. 5. Claims 144 are subject to restriction or election requirement. 6. Claims\_ 7. This application has been filed with informal drawings under 37 C.F.R. 1.85 which are acceptable for examination purposes. 8. Formal drawings are required in response to this Office action. . Under 37 C.F.R. 1.84 these drawings 9. The corrected or substitute drawings have been received on are 🗆 acceptable; 🗖 not acceptable (see explanation or Notice of Draftsman's Patent Drawing Review, PTO-948). \_. has (have) been approved by the 10. The proposed additional or substitute sheet(s) of drawings, filed on \_ examiner; disapproved by the examiner (see explanation). , has been approved; disapproved (see explanation). 11. The proposed drawing correction, filed \_ 12. Acknowledgement is made of the claim for priority under 35 U.S.C. 119. The certified copy has been received not been received Deen filed in parent application, serial no. \_\_ ; filed on \_ 13. Since this application apppears to be in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11; 453 O.G. 213. 14. Other

EXAMINER'S ACTION

PTOL-326 (Rev. 2/93)

08/082328

Serial No:08/082328 -2-

Art Unit: 2103

## Part III DETAILED ACTION

## Claim Rejection - 35 U.S.C. § 112

Claim 28 is rejected under second paragraph 35 U.S.C. § 112, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

a)Claim 28, page 92, lines 3 and 5, "or" is an indefinite because alternative language.
b) Claim 28, lines 3-5, " a first half capacitor implemented on-- " is indefinite and vague because it is not clear that the capacitor implemented means.

## Claim Rejections - 35 U.S.C. § 102 2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. § 102 that form the basis for the rejections under this section made in this Office action:

- (e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.
- 3. Claims 1-2, 13, 18, 22, 28, 60, 68, 102-103, 107, 139-142 and 148 are rejected under 35 U.S.C. § 102(e) as being anticipated by Howard et al .

Howard discloses a capacitive printed circuit boards comprising a substrate 10; a chip 14; a means for affixing the chip to the substrate; means for powering the chip 34; and means for capacitively signalling between the chip and the substrate (abstract); a second cip 14'; and means for capacitively signalling between the second chip and the substrate; a first module (fig. 5, indicated "A") having a electronic device and a

Serisl No: 08/082328 -3-

Art Unit: 2103

first half-capacitor and a second module "B" having a cecond half capacitor and the first and the second capacitors provide a capacitive signal path between the modules (26, 40); a means for powering (34)the first module and the second module; a dielectric layer (44,46) disposed between the half capacitors; the dielectric layer is bonded to the first module and the second module and provides a means for affixing the first module to the second mudule (Figure 5 and 6).

- 4. Claim 144 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
- 5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Young Whang whose telephone number is (703) 308-1763. The Examiner can normally be reached Monday-Friday from 9:30 AM 6:00 PM EST.

Any inquiry of a general nature or relating to the status of this application should be directed to the Group receptionist whose telephone number is (703) 308-1782. The Group Fax number is (703) 305-3431 or (703) 305-3432.

yw February 27, 1996 LEO P. PICARD SUPERVISORY PATENT EXAMINER ART UNIT 213